TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC9318AFAG,TC9318AFBG

Single Chip DTS Microcontroller (DTS-21)

The TC9318AFAG and TC9318AFBG are a 4 bit CMOS microcontroller for signal chip digital tuning systems. It is capable of functioning at a low voltage of 3 V and features a built-in prescaler of operating 230 MHz, PLL and LCD drivers.


The CPU has 4 bit parallel addition and subtraction instructions (e.g., AI, SI), logic operation instructions (e.g., OR, AN), composite judging and compare instructions (e.g., TM, SL), and time-base functions.

The package is an pin 64, 0.5/0.65-mm-pitch quad flat pack package. In addition to various input/output ports and a dedicated key-input port, which are controlled by powerful input/output instructions (IN 1, 2, OUT 1, 2), there are many dedicated LCD pins, a buzzer port, a 6 bit A/D converter, an IF counter, and other pins.

Low-voltage and low-current consumption make this microcontroller suitable for portable DTS equipment.

Features

- 4 bit microcontroller for digital tuning systems.
- Operating voltage VDD = $1.8 \sim 3.6$ V, with low current consumption because of CMOS circuitry (with only CPU operating, when VDD = 3 V, IDD = 80μ A max)
- Built-in prescaler (1/2 fixed divider +2 modulus prescaler: fmax \geq 230 MHz)
- Features built-in 1/3-duty, 1/2-bias LCD drivers and a built-in 3 V booster circuit for the display.
- Data memory (RAM) and ports are easily backed up.
- Program memory (ROM): 16 bit × 4096 steps
- Data memory (RAM): 4 bit × 256 words
- 60-instruction set (all one-word instructions)
- Instruction execution time: 40 µs (with 75 kHz crystal) (MVGS, DAL instructions: 80 µs)
- Many addition and subtraction instructions (12 types addition, 12 types subtraction)
- Powerful composite judging instructions (TMTR, TMFR, TMT, TMF, TMTN, TMFN)
- Data can be transmitted between addresses on the same row. (MVSR instruction)
- Register indirect transfer available (MVGD, MVGS instruction).
- 16 powerful general registers (located in RAM)
- Stack levels: 2
- JUMP or CAL instruction can be used anywhere in the 4096 steps of program memory (ROM) as there are no pages or fields.
- 16 bit of any address in the 1024 steps in program memory (ROM) can be referenced (DAL instruction).
- Features independent frequency input pins (FMIN and AMIN) and two (DO1 and DO2) phase comparison outputs for FM/VHF and AM.
- Seven reference frequencies can be selected by program.
- Powerful input/output instructions (IN 1, 2, OUT 1, 2)
- Dedicated input ports (K₀~K₃) for key input. 26 LCD drive pins (69 segments maximum) available.
- 17 I/O ports: 10 with input/output programmable in 1 bit units, and 7 output-only port. The 2 IFIN, and DO1 pins can be switched by instruction to IN (input-only) or OT (output-only).
- Three back-up modes available by instruction: Only CPU operation, crystal oscillation only, clock stop.




Weight P-LQFP64-1010-0.50E: 0.32 g (typ.) P-LQFP64-1212-0.65A: 0.45 g (typ.)

1

<u>TOSHIBA</u>


- Features a built-in 2 Hz timer F/F and a built-in 10/100 Hz interval pulse output (internal port for time base).
- Allows PLL lock status detection.
- 8 of the LCD segment outputs (S_{16} - S_{23}) can also operate as key return timing outputs (KR_0 - KR_7). The I/O ports are not dedicated key return timing outputs but can have other uses as well.
- Built-in 20 bit, general-purpose IF counter can detect stations during auto-tuning by counting the intermediate frequencies of each band.
- Built-in 8 bit buzzer output circuit can produce 254 different tone signals.
- Features a built-in 2-channel, 6 bit A/D converter.
- To prevent CPU malfunctions, a built-in supply voltage drop detection circuit shuts down the CPU when voltage falls below 1.5 V.

Pin Assignment (top view)



<u>TOSHIBA</u>

Block Diagram



Explanation of Function

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
1	COM1		Output common signals to the LCD panel. Through a matrix with pins $S_1 \sim S_{23}$, a maximum of 69 segments can be displayed.	
2	COM2	LCD common output	Three levels, $V_{LCD},V_{EE},\text{and GND},\text{are output at}$ 83 Hz every 2 ms.	
3	СОМЗ		V _{EE} is output after SYSTEM RESET and CLOCK STOP are released, and a common signal is output after the DISP OFF bit is set to "0".	the second se
4~18	S ₁ ~S ₁₅	LCD segment output	Segment signal output pins for the LCD panel. Together with COM1, COM2, and COM3, a matrix is formed that can display a maximum of 69 segments.	
19~26	S ₁₆ /KR ₇ ~ S ₂₃ /KR ₀	LCD segment output/Key return timing output	The signals for the key matrix and the segment signals from pins $S_{16}/KR_7 \sim S_{23}/KR_0$ are output on a time division basis. $4 \times 8 = 32$ key matrix can be created in conjunction with key input ports $K_0 \sim K_3$.	
27~30	К ₀ ~К ₃	Key input ports	4 bit input ports for key matrix input. Combined in a matrix with key return timing outputs of the LCD segment pins, data from a maximum of $4 \times 8 = 32$ keys can be input and pins are pulled up. On the key seteutining output pins, data from $4 \times 6 = 24$ keys can be input and pins are pulled down. The WAIT mode is released when high level is applied to key input ports set to pull-down.	
31~36	T ₀ ~T ₅	Key return timing output port	These ports output the timing signal for key matrix. To form the key matrix, load resistance has been built-in the N-channel side. When the key matrix combined with push-key, that does not need a key matrix diode.	
37~40	P1-0~P1-3	I/O port 1	The input and output of these 4 bit I/O ports can be programmed in 1 bit units. By altering the input to I/O ports set to input, the CLOCK STOP and WAIT modes can be released, and the MUTE bit of the MUTE pin can be set to "1".	

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
			4 bit I/O ports. Input and output may be programmed in 1 bit	
	P2-0	I/O port 2	units. Pins P2-1 through P2-2 can also be used for analog input to the built-in 6 bit, 2-channel A/D converter.	,
	P2-1/AD _{IN1}	/AD analog voltage input	Conversion time of the built-in A/D converter using the successive comparison method is 280 $\mu s.$ The	
41~44	P2-2/AD _{IN2}	/AD analog voltage input	necessary pin can be programmed to AD analog input in 1 bit units, and P2-3 can be set to the reference voltage input. Internal power supply	
	P2-3/ DC-REF	/Reference voltage input	(V_{DD}) or constant voltage (V _{EE}) can be used as the reference voltage. In addition, constant voltage (V _{EE}) can be input to the AD analog input so battery voltage, etc., can be easily detected. The reference voltage input, for which a built-in operational amp is used, has high impedance.	To A/D converter (P2-0 pin is excluded)
			The A/D converter, and their control are all executed by program.	
			2 bit I/O ports, whose input/output can be programmed in 1 bit units.	
45~46	P3-0 P3-1/BUZR	I/O port 3 /Buzzer output	The P3-1 pin also functions as the output for the built-in buzzer circuit. The buzzer sound can be output in 254 different tones between 18.75 kHz and 147 Hz, and at a duty of 50%.	
			The buzzer output, and all associated controls can be programmed.	
			1 bit output port. Normally, this port is used for muting control signal output.	A
47	MUTE	Muting output port	This pin can set the internal MUTE bit to "1" according to a change in the input of I/O port 1. MUTE bit output logic can be changed; PLL phase difference can also be output using this pin.	
48	TEST	TEST mode control input	Input pin used for controlling TEST mode. High level indicates TEST mode, while low level indicates normal operation. The pin is normally used at low level or no-connection (NC). (a pull-down resistor is built-in).	

<u>TOSHIBA</u>

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
49	HOLD	HOLD mode control input	Input pin for request/release HOLD mode. Normally, this pin is used to input radio mode selection signals or battery detection signals. HOLD mode includes CLOCK STOP mode (stops crystal oscillation) and WAIT mode (halts CPU). Setting is implemented with the CKSTP instruction or the WAIT instruction. When the CKSTP instruction or the WAIT instruction. When the CKSTP instruction is executed, request/release of the HOLD mode depends on the internal MODE bit. If the MODE bit is "0" (MODE-0), executing the CKSTP instruction while the HOLD pin is at low level stops the clock generator and the CPU and changes to memory back-up mode. If the MODE bit is "1" (MODE-1), executing the CKSTP instruction enters memory back-up mode regardless of the level of the HOLD pin. Memory back-up is released when the HOLD pin goes high in MODE-0, or when the level of the HOLD pin goes high in MODE-1. When memory back-up mode is entered by executing a WAIT instruction, any change in the HOLD pin input releases the mode. In memory back-up mode, current consumption is low (below 10 μ A), and all the output pins (e.g., display output, output ports) are automatically set to low level.	
50	IF _{IN} /IN	IF signal input/Input port	IF counter's IF signal input pin for counting the IF signals of the FM and AM bands and detecting the automatic stop position. The input frequency is between 0.35~12 MHz (0.2 $V_{p \cdot p}$ (min)). A built-in input amp and C coupling allow operation at low-level input. The IF counter is a 20 bit counter with optional gate times of 1, 4, 16, and 64 ms. 20 bits of data can be readily stored in memory. This input pin can be programmed for use as an input port (IN port). CMOS input is used when the pin is set as an IN port.	RfIN2 F
51 52	DO1/OT DO2	Phase comparison output/Output port Phase comparison output	PLL's phase comparison tri-state output pins. When the programmable counter's prescaler output is higher than the reference frequency, output is at high level. When output is lower than the reference frequency, output is at low level. When output equals the reference frequency, high impedance output is obtained. Because DO1 and DO2 are output in parallel, optimal filter constants can be designed for the FM/VHF and AM bands. Pin DO1 can be programmed to high impedance or programmed as an output port (OT). Thus, the pins can be used to improve lock-up time or used as output ports.	

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
			Pins to which power is applied. Normally, $V_{DD} = 1.8 \sim 3.6 V$ (3.0 V typ.) is applied.	
56	V _{DD}		In back-up mode (when CKSTP instructions are being executed), voltage can be lowered to 1.0 V. If voltage falls below 1.5 V while the CPU is operating, the CPU stops to prevent malfunction (STOP mode). When the voltage rises above 1.5 V, the CPU restarts.	
		Power-supply pins	STOP mode can be detected by checking the STOP F/F bit. If necessary, execute initialization	
53	GND	- Ροινει-supply pills	or adjust clock by program. When detecting or preventing CPU malfunctions using an external circuit, STOP mode can be invalidated and rendered non-operative by program. In that case, all four bits of the internal TEST port should be set to "1". If more than 1.8 V is applied when the pin voltage	
			is 0, the device's system is reset and the program starts from address "0". (power on reset)	m GND
			Note: To operate the power on reset, the power supply should start up in 10~100 ms.	
			Programmable counter input pin for FM, VHF band.	
	FM _{IN}		The 1/2 + pulse swallow system (VHF mode) and the pulse swallow system (FM mode) are selectable freely by program.	RfIW1
54		FM programmable counter input	At the VHF mode, local oscillation output (VCO output) of 50~230 MHz ($0.2V_{p\cdot p}$ (min)) is input and FM mode, 40~130 MHz ($0.2V_{p\cdot p}$ (min)) is input. A built-in input amp and C coupling allow operation at low-level input.	
			Note: When in the PLL OFF mode or when set to AM _{IN} input, the input is pulled down.	
55	AM _{IN}	AM local oscillator signal input	Programmable counter input pin for AM band. The pulse swallow system (HF mode) and direct dividing system (LF mode) are freely selectable by program. At the HF mode, local oscillation output (VCO output) of 1~45 MHz (0.2 V_{p-p} (min)) is input and LF mode, 0.5~12 MHz (0.2 V_{p-p} (min)) is input. Built-in input amp operates with low-level input	
			using a C coupling. Note: When in PLL OFF mode or when set to FM _{IN} input, the input is pulled down.	ſ, "
			Input pin for system reset signals.	
57	RESET	Reset input	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	
			Accordingly, this pin should be set to high level during operation.	m

<u>TOSHIBA</u>

Pin No.	Symbol	Pin Name	Function and Operation	Remarks					
58	X _{OUT}		Crystal oscillator pins. A reference 75 kHz crystal oscillator is connected						
59	X _{IN}	Crystal oscillator pins	to the X _{IN} and X _{OUT} pins.						
60	V _{XT}		The V_{XT} pin is the power supply for the crystal oscillator. A stabilizing capacitor (0.47 μF typ.) is connected.						
61	V _{LCD}		Voltage doubler boosting pin for driving the LCD. A capacitor (0.1 μ F typ.) is connected to boost the voltage.						
62	C ₁	Voltage doubler boosting pin	The V _{LCD} pin outputs voltage (3.0 V), which has been doubled from the constant voltage (V _{EE} : 1.5 V) using the capacitors connected between C ₁ and C ₂ . That potential is supplied to the LCD drivers. If the internal V _{LCD} OFF bit is set to "1" by program, an external power supply can be input through the V _{LCD} pin to drive the LCD.						
63	C ₂		At this time, the $V_{LCD}/2$ potential, whose V_{LCD} voltage is divided using registers, is output from the C ₂ pin.						
64	Vee	Constant voltage supply pin	1.5 V constant voltage supply pin for driving the LCD. A stabilizing capacitor (0.1 μ F typ.) is connected. This is a reference voltage for the A/D converter, key input, and the LCD common output's bias potential.	—					

- Note 1: When the device is reset (voltage higher than 1.8 V, or when RESET = low → high) I/O ports are set to input, the pins for I/O ports and additional functions (e.g., A/D converter) are set to I/O port input pins, while the IF_{IN}/IN pins become IF input pins.
- Note 2: When in PLL OFF mode (when the three bits in the internal reference ports all show "1"), the IF_{IN} and FM_{IN}, AM_{IN} pins are pulled down, and DO1 and DO2 are at high impedance.
- Note 3: When in CLOCK STOP mode (during execution of CKSTP instruction), the output ports and the LCD output pins are all at low level, while the constant voltage circuit (V_{EE}), the voltage doubler circuit (V_{LCD}), and the power supply for the crystal oscillator (V_{XT}) are all off.
- Note 4: When the device is being reset, the contents of the output ports and internal ports are undefined and initialization by program is necessary.

Explanation of Operation

CPU


 \mbox{CPU} is composed of program counter, stack register, ALU, program memory, data memory, G-register, carry F/F and judging circuit.

1. Program Counter (PC)

Program Counter is a block to designate the address of program memory (ROM), and is composed of 12 bits binary up counter. This is cleared by system reset, and the program starts from zero address.

Usually, it's increment is made one by one everytime the one instruction is executed, but when JUMP instruction or CAL instruction is executed, the address designated at operand part of that instruction is loaded.

Further, when the instruction (AIS, SLTI, TMT, RNS instructions, etc.) having skip function is executed, two increments of program counter is made if the result is the condition to be skipped, and the succeeding instruction is skipped.



2. Stack Register (STACK)

This is a register composed of 2×12 bits during the execution of subroutine call instruction, the value obtained by adding +1 to the content of program counter, namely return address, is housed. The content of stack register is loaded on the program counter by the execution of return instruction. (RN, RNS instructions)

This stack level is 2 level, and nesting is 2 level.

3. ALU

ALU has binary 4 bits parallel addition and subtraction, logical operation, comparison and plural bit judge functions.

This CPU has no accumulator, and all operations directly treat the contents of data memory.

4. Program Memory (ROM)

Program memory is composed of 16 bit \times 4096 steps and is the address of 000H~FFFH.

Program memory has no concept of page or field, so JUMP instruction and CAL instruction can be freely used among 4096 steps.

Further, it is possible to use optional address of program memory as data area, and its content, 16 bits, can be loaded to the data register by executing DAL instruction.

- Note 5: Provide the data area at the address outside the program loop in the program memory.
- Note 6: In DAL instruction, the address of program memory can be designated as the data area becomes 1024 steps of 000H~3FFH.



4096 steps


5. Data Memory (RAM)

Data memory is composed of 4 bit \times 256 words and used for storing data.

This 256 words are expressed with row address (4 bits) and column address (4 bits).

192 words (row address = 4H~FH) among the data memory are indirect addressing by G-register. For this reason, when carrying out data processing within this territory, it is necessary to designate row address by G-register beforehand Area of 00H~0FH address in data memory is called general register, and can be used only by designating column address (4 bits). These 16 general registers can be used for operation and transfer between data memories. Further, it can also be used as ordinary data memory.

- Note 7: The column address (4 bits) to designate general register becomes register number of the general register.
- Note 8: It is also possible to indirectly designate all of row address (= 0H~FH) by G-register.



6. G-Register (G-REG.)

G-register is a 4 bits register for addressing row address ($D_R = 4H \sim FH$) of 192 words in data memory. Content of this register is effective during executing MVGD instruction, MVGS instruction, and is not related with the execution of other instructions.

This register is treated as one of the port, and its content is set by the execution of OUT1 instruction among input and output instructions.

(refer to register port item 1)

7. Data Register (DATA REG.)

This is a register composed of 1×16 bits. In this register, 16 bits data of optional address among the program memory in 000H~3FFH is loaded during executing of DAL instruction. This register is treated as one of the port, and when IN1 instruction among input and output instruction is executed, it's content is read in the data memory in 4 bits unit.

(refer to register port item 2)

8. Carry F/F (C·F/F)

This is set when carry or borrow is produced as a result of executing operational instruction, and is reset when it is not produced. Content of carry F/F changes only when addition and subtraction instruction is executed, and does not change during the execution of other instructions.

9. Judging Circuit (J)

When a instruction with skip function is executed, this circuit judges it's skip condition. When skip condition is satisfied, this circuit makes two increments of program counter, and skips the succeeding instruction.

It is provided with 29 kinds of instructions having abundant skip function. (refer to item 11, explanation list of function and operation of instructions, * marked instruction)

10. List of Instruction Set

60 kinds of instruction set are included, all of which consisting of one word instruction. These instructions are expressed with 6 bits instruction code.

Higher Rar	nk 2 Bits		00		01		10		11
Lower Rank 4 Bits			0		1		2		3
0000	0	AI	M, I	AD	r, M	TMTR	r, M	SLTI	M, I
0001	1	AIS	M, I	ADS	r, M	TMFR	r, M	SGEI	M, I
0010	2	AIN	M, I	ADN	r, M	SEQ	r, M	SEQI	M, I
0011	3	AIC	M, I	AC	r, M	SNE	r, M	SNEI	M, I
0100	4	AICS	M, I	ACS	r, M	LD	r, M	TMTN	M, N
0101	5	AICN	M, I	ACN	r, M	ST	M, r	ТМТ	M, N
0110	6	ORIM	M, I	ORR	r, M	MVGD	r, M	TMFN	M, N
0111	7	ANIM	M, I	ANDR	r, M	MVGS	M, r	TMF	M, N
1000	8	SI	M, I	SU	r, M			IN1	M, C
1001	9	SIS	M, I	SUS	r, M	CALL AD		IN2	M, C
1010	А	SIN	M, I	SUN	r, M				
1011	В	SIB	M, I	SB	r, M			OUT1	С, М
1100	С	SIBS	M, I	SBS	r, M			OUT2	С, М
1101	D	SIBN	M, I	SBN	r, M]			_
1110	Е	XORI	M, I	XORR	r, M	JUMP AD	DR ₁	DAL ADD	R ₂ , r
1111 F		MVIM	M, I	MVSR	M ₁ , M ₂			RN, RNS CKSTP, N	

11. Explanation List of Function and Operation of Instructions (explanation of symbols)

M: Data memory address Normally, one of 00H~3FH address of data memory. r: General register One of 00H~0FH address of data memory. PC: Program counter (12 bit) STACK: Stack register (12 bit) G: G-register (4 bit) DATA: Data register (16 bit) I: Immediate data (4 bit) N: Bit position (4 bit) —: All "0" C: Code No. of port (4 bit) CN: Code No. of port (4 bit) RN: General register No. (4 bit) ADDR1: Program memory address in page 0 or 1 (12 bit) ADDR2: Higher rank 6 bit of program memory address in page 0 Ca: Carry b: Borrow IN1~IN2: Port treated during the execution of IN1~IN2 instruction OUT1~OUT2: Port treated during the execution of OUT1~OUT2 instruction (): Register or data memory content [] C: Content of port indicated by code No. C (4 bit) []: Content of data memory indicated by the content of register or data memory [] p: Content of program memory (16 bit)

IC: Instruction code (6 bit)

*: Instruction having skip function

- DC: Data memory column address (4 bit)
- DR: Data memory row address (2 bit)

P: Wait condition

G.	. Mnemonic 도망lanation of Function			Ма	chine Lan	guage (16 l	oit)		
Inst.	ο Ξ L				Explanation of Operation	IC (6 bit)	A (2 bit)	B (4 bit)	C (4 bit)
	AI	M, I		Add immediate data to memory	M ← (M) + I	000000	D _R	D _C	I
	AIS	M, I	*	Add immediate data to memory, then skip if carry	M ← (M) + I Skip if carry	000001	D _R	D _C	I
	AIN	M, I	*	Add immediate data to memory, then skip if not carry	M ← (M) + I Skip if not carry	000010	D _R	D _C	I
	AIC	M, I		Add immediate data to memory with carry	M ← (M) + I + ca	000011	D _R	D _C	I
NO	AICS	M, I	*	Add immediate data to memory with carry, then skip if carry	M ← (M) + I + ca Skip if carry	000100	D _R	D _C	I
ADDITION INSTRUCTION	AICN	M, I	*	Add immediate data to memory with carry, then skip if not carry	$M \leftarrow (M) + I + ca$ Skip if not carry	000101	D _R	D _C	I
NI NOI	AD	r, M		Add memory to general register	$r \leftarrow (r) + (M)$	010000	D _R	D _C	R _N
ADDIT	ADS	r, M	*	Add memory to general register, then skip if carry	r ← (r) + (M) Skip if carry	010001	D _R	D _C	R _N
	ADN	r, M	*	Add memory to general register, then skip if not carry	$r \leftarrow (r) + (M)$ Skip if not carry	010010	D _R	D _C	R _N
	AC	r, M		Add memory to general register with carry	$r \leftarrow (r) + (M) + ca$	010011	D _R	D _C	R _N
	ACS	r, M	*	Add memory to general register with carry, then skip if carry	r ← (r) + (M) + ca Skip if carry	010100	D _R	D _C	R _N
	ACN	r, M	*	Add memory to general register with carry, then skip if not carry	$r \leftarrow (r) + (M) + ca$ Skip if not carry	010101	D _R	D _C	R _N

Г.			p tion			Ма	chine Lang	guage (16 l	oit)
Inst.	Mnen	nonic	Skip Function	Explanation of Function	Explanation of Operation	IC (6 bit)	A (2 bit)	B (4 bit)	C (4 bit)
	SI	M, I		Subtract immediate data from memory	$M \leftarrow (M) - I$	001000	D _R	D _C	I
	SIS	M, I	*	Subtract immediate data from memory, then skip if borrow	M ← (M) – I Skip if borrow	001001	D _R	D _C	I
	SIN	M, I	*	Subtract immediate data from memory, then skip if not borrow	$M \leftarrow (M) - I$ Skip if not borrow	001010	D _R	D _C	I
	SIB	M, I		Subtract immediate data from memory with borrow	M ← (M) – I – b	001011	D _R	D _C	I
NO	SIBS	M, I	*	Subtract immediate data from memory with borrow, then skip if borrow	M ← (M) − I − b Skip if borrow	001100	D _R	D _C	I
SUBTRACTION INSTRUCTION	SIBN	M, I	*	Subtract immediate data from memory with borrow, then skip if not borrow	M ← (M) − I − b Skip if not borrow	001101	D _R	D _C	I
NOIL	SU	r, M		Subtract memory from general register	r ← (r) – (M)	011000	D _R	D _C	R _N
SUBTRAC	SUS	r, M	*	Subtract memory from general register, then skip if borrow	r ← (r) – (M) Skip if borrow	011001	D _R	D _C	R _N
05	SUN	r, M	*	Subtract memory from general register, then skip if not borrow	$r \leftarrow (r) - (M)$ Skip if not borrow	011010	D _R	D _C	R _N
	SB	r, M		Subtract memory from general register with borrow	r ← (r) – (M) – b	011011	D _R	D _C	R _N
	SBS	r, M	*	Subtract memory from general register with borrow, then skip if borrow	$r \leftarrow (r) - (M) - b$ Skip if borrow	011100	D _R	D _C	R _N
	SBN	r, M	*	Subtract memory from general register with borrow, then skip if not borrow	r ← (r) – (M) – b Skip if not borrow	011101	D _R	D _C	R _N
	SLTI	M, I	*	Skip if memory is less than immediate data	Skip if (M) < I	110000	D _R	D _C	I
RUCTION	SGEI	M, I	*	Skip if memory is greater than or equal to immediate data	Skip if (M) ≧ I	110001	D _R	D _C	I
I INST	SEQI	M, I	*	Skip if memory is equal to immediate data	Skip if (M) = I	110010	D _R	D _C	ļ
RISON	SGEI M, I * Skip if memory is greate than or equal to immediate data SEQI M, I * Skip if memory is equal to immediate data SEQI M, I * Skip if memory is equal to immediate data SNEI M, I * Skip if memory is not equal to immediate data SNEI M, I * Skip if memory is not equal to immediate data SEQ r, M * Skip if general register is equal to memory		Skip if memory is not equal to immediate data	Skip if (M) ≠ I	110011	D _R	D _C	I	
COMPA			Skip if (r) = (M)	100010	D _R	D _C	R _N		
	SNE	r, M	*	Skip if general register is not equal to memory	Skip if (r) ≠ (M)	100011	D _R	D _C	R _N

Г.		Mnemonic			Ma	ichine Lan	guage (16 l	,	
Inst.	Load memory to general		Explanation of Operation	IC (6 bit)	A (2 bit)	B (4 bit)	C (4 bit)		
	LD	r, M		Load memory to general register	r ← (M)	100100	D _R	D _C	R _N
z	ST	M, r		Store general register to memory	M ← (r)	100101	D _R	D _C	R _N
RUCTIC	MVSR	M ₁ , M ₂		Move memory to memory in the same row	$(D_R,D_C1) \leftarrow (D_R,D_C2)$	011111	D _R	D _{C1}	D _{C2}
INSTF	MVIM	M, I		Move immediate data to memory	M ← I	001111	D _R	D _C	I
TRANSFER INSTRUCTION	MVGD	r, M		Move memory to destination memory referring to G-register and general register	[(G), (r)] ← (M)	100110	D _R	D _C	R _N
	MVGS	M, r		Move source memory referring to G-register and general register to memory	M ← [(G), (r)]	100111	D _R	D _C	R _N
UT V	IN1 M, C Input IN1 port data to memory		$M \leftarrow [IN1]_C$	111000	D _R	D _C	C _N		
INPUT AND OUTPUT INSTRUCTION	OUT1	Output contents of		[OUT1] _C ← (M)	111011	D _R	D _C	C _N	
JT ANI NSTRL	IN2	Input IN2 port data to		M ← [IN2] _C	111001	D _R	D _C	C _N	
INP(OUT2	С, М		Output contents of memory to OUT2 port	[OUT2] _C ← (M)	111100	D _R	D _C	C _N
N	ORR	r, M		Logical OR of general register and memory	$r \leftarrow (r) \lor (M)$	010110	D _R	D _C	R _N
RUCTI	ANDR	r, M		Logical AND of general register and memory	$r \leftarrow (r) \land (M)$	010111	D _R	D _C	R _N
NSTI	ORIM	M, I		Logical OR of memory and immediate data	M ← (M) ∨ 1	000110	D _R	D _C	I
RATION	ANIM	M, I		Logical AND of memory and immediate data	$M \leftarrow (M) \land I$	000111	D _R	D _C	I
LOGICAL OPERATION INSTRUCTION	XORIM	M, I		Logical exclusive OR of memory and immediate data	M ← (M) ⊕ I	001110	D _R	D _C	I
LOGIC	XORR	r, M		Logical exclusive OR of general register and memory	$r \leftarrow (r) \oplus (M)$	011110	D _R	D _C	R _N
	TMTR	r, M	*	Test general register bits by memory bits, then skip if all bits specified are true	Skip if r [N (M)] = all "1"	100000	D _R	D _C	R _N
CTION	TMFR	r, M	*	Test general register bits by memory bits, then skip if all bits specified are false	Skip if r [N (M)] = all "0"	100001	D _R	D _C	R _N
E INSTRU	ТМТ	M, N	*	Test memory bits, then skip if all bits specified are true	Skip if M (N) = all "1"	110101	D _R	D _C	Ν
BIT JUDGE INSTRUCTION	TMF	M, N	*	Test memory bits, then skip if all bits specified are false	Skip if M (N) = all "0"	110111	D _R	D _C	Ν
B	TMTN	M, N	*	Test memory bits, then not skip if all bits specified are true	Skip if M (N) = not all "1"	110100	D _R	D _C	Ν
	TMFN	M, N	*	Test memory bits, then not skip if all bits specified are false	Skip if M (N) = not all "0"	110110	D _R	D _C	Ν

Gr.					Ma	ichine Lan	guage (16 l	oit)	
Inst.	Mnemonic	Skip Function	Explanation of Function	Explanation of Operation	IC (6 bit)	A (2 bit)	B (4 bit)	C (4 bit)	
INE ION	CALL ADDR ₁ Call subroutine		$\begin{array}{l} STACK \leftarrow (PC) + 1 \text{ and} \\ PC \leftarrow ADDR_1 \end{array}$	1010	ADDR ₁ (12 bit)				
SUBROUTINE INSTRUCTION	RN		Return to main routine	$PC \leftarrow (STACK)$	111111	00			
INS	RNS	*	Return to main routine and skip unconditionally	$PC \leftarrow (STACK) \text{ and skip}$	111111	01		_	
JUMP INST.			Jump to the address specified	$PC \leftarrow ADDR_1$	1011	ADDR ₁ (12 bit)			
	DAL ADDR ₂ , r	AL ADDR ₂ , r Load propage 0 to		$DATA \leftarrow [ADDR_2 + (r)]_P$ in page 0	111110			R _N	
UCTION	CTION		At $P = "0"$ H, the condition is CPU waiting (soft wait mode)						
OTHER INSTRUCTION	WAIT P		At P = "1" H, except for clock generator, all function is waiting (hard wait mode)	Wait at condition P	111111	10	0000	Р	
ΤO	CKSTP		Clock generator stop	Stop clock generator at MODE condition	111111	10	1000		
	NOOP No operation		_	111111	11	_	_		

Note 9: Among 10 bits of the program memory address assigned by DAL instruction, the lower rank of 4 bits become indirect addressing based on the content of general register.

DAL instruction executing time is 80 μs (2 machine cycles).

Note 10: MVGS instruction executing time is 80 μs (2 machine cycles).

I/O Map

All ports in the device are expressed by matrix of four input and output instruction (OUT1~2 instructions, IN1~2 instructions) and 4 bits of code No. C. Assignment of these ports is indicated previously as I/O map. In the I/O map, port names treated in the execution of each input and output instruction are assigned horizontally, while code No. of port are assigned vertically. G-register and data register are also treated as port.

The OUT1~2 instructions are assigned to output port, and IN1~2 instructions are assigned to input port.

- Note 11: The port indicated with oblique line on I/O map is a port not existing in the device. In the execution of output instruction, when data is output to the non-existing output port, no effect is given to the content of other port or data memory. When non-existing input port is designated during the execution of input instruction, the content read into the data memory becomes "1".
- Note 12: Among the output ports on I/O map, * marked port is unused port. The data output here becomes "don't care".
- Note 13: Regarding the content of port expressed in 4 bits, Y1 corresponds to the least significant of the data of data memory, and Y8 to the most significant bit.

Each port assigned by four input and output instruction and code No. C is coded as follows:

<u>[K/L]</u>	^m ⁿ ⊥	— Contents of het sel (Indirectly specified	•		(])		
		— 4 kinds of input an	id outpi	ut instru	ction a	re desci	ribed in No. 1~2
		Input and Output Instruction	OUT1	OUT2	IN1	IN2	1
		m	1	2	1	2	1
		Expresses input/ou K : input port (IN L : output port (1~IN2	instructi	ons)	-	- output port)


I/O Map

	I/O	17.4				17.0				1774				φK2			
$\left \right\rangle$	F					φL2				φK1							
		OUT1	n	1	1	OUT2		n	•	IN1				IN2	1		
Code	$\langle \rangle$	Y1	Y2	Y4	Y8	Y1	Y2	Y4	Y8	Y1	Y2	Y4	Y8	Y1	Y2	Y4	Y8
	0	HF	IF OF	FSET	FM		A/D CC	NTROL			IF CONTROL		1		A/D	DATA	
	0	••	+1	-1		AD SEL0	AD SEL1	REF SEL0	REF SEL1	BUSY	MANUAL	OVER	·	AD0	AD1	AD2	AD3
	1		PROGRAM	MABLE COUNTER			A/D CC	NTROL			IF DAT	A			A/D DATA		- 1
	'	P0	P1	P2	P3	STA	DCREF ON	AD1 ON	AD2 ON	F0	F1	F2	F3	AD4	AD5	BUSY	
	2		PROGRAM	MABLE COUNTER			I/O-1	DATA			IF DAT	A	-		I/O-1	DATA	
	2	P4	P5	P6	P7	-0	-1	-2	-3	F4	F5	F6	F7	-0	-1	-2	-3
	3		PROGRAM	MABLE COUNTER			I/O-2	DATA			IF DAT	A			I/O-2	DATA	
	Ű	P8	P9	P10	P11	-0	-1	-2	-3	F8	F9	F10	F11	-0	-1	-2	-3
	4		PROGRAM	MABLE COUNTER		I/O-3	DATA		*		IF DAT	A		I/O-3	DATA		1
	4	P12	P13	P14	P15	-0	-1			F12	F13	F14	F15	-0	-1		1
			REFERENCE SELEC	т	PROGURAMMABLE		I/O-1 C0	ONTROL			IF DAT	A					
	5	R0 R1 R2 P16			0	1	2	2	E16	F16 F17 F18 F19							
		RU		TER CONTROL	PIO	-0 -1 -2 -3 F1					F17	FIO	FI9			UT DATA	
	6	IF/IN	*	*	*	-0	-1	-2	-3					K0	KET INF	K2	КЗ
		17711N	IF COUNTER CONTROL			-0			-3	LIN	LOCK	IN F	PORT	-	EY SCAN DIG		K3
CN	7	STA/STP	MANUAL	G0	G1	-0	-1	*	*	F/F	ENABLE	IN	1	KS0	KS1	KS2	1
CN		0		MUTE CONTRO		<u> </u>		RN TIMING			LIUBLE					NPUT DATA-0	L
	8	MUTE	I/O	POL	UNLOCK	то	T1	T2	ТЗ							KS02	KS03
				DO1 CONTROL		-	JRN TIMING		10					KEY SCAN INPUT D			
	9	UNLOCK RESET	отс	ОТ	Hz	T4	T5		*					KS10	KS11	KS12	KS13
		TIMER		-			10				TIMER		1		-	NPUT DATA-2	1
	A	2Hz F/F	TIMER	#4	#5					2Hz F/F	10 Hz	100 Hz	STOP F/F	KS20	KS21	KS22	KS23
			BU	ZR DATA												NPUT DATA-3	
	в	B0	B1	B2	B3					HOLD		1		K\$30	KS31	KS32	K\$33
			BU	ZR DATA							DATA-re	eq			KEY SCAN II	NPUT DATA-4	
	С	B4	B5	B6	B7					d0	d1	d2	d3	KS40	KS41	KS42	KS43
		B4 B5 B6 B7 TEST DATA		SEG DAT	A SELECT			DATA-re	eq			KEY SCAN II	NPUT DATA-5				
	D	#0	#1	#2	#3	S1	\$2	S4	S8	d4	d5	d6	d7	KS50	KS51	KS52	KS53
					SEG-1	DATA			DATA-re	eg			KEY SCAN II	NPUT DATA-6			
	E	*	BUZR ON	*	CKSTP MODE	COM1	COM2	COM3	*	d8	d9	d10	d11	KS60	KS61	KS62	KS63
			G REGISTER			1	SEG-2	SEG-2 DATA			DATA-reg			KEY SCAN INPUT DATA-7			
	F	G0	G1	G2	G3	COM1	COM2	COM3	*	d12	d13	d14	d15	KS70	KS71	KS72	KS73
L			1	1	1	I	1	I	1	1	1		1	I	1		11

Connecting Crystal Oscillator

The following diagram shows the connection of the 75 kHz crystal oscillator to the device's crystal oscillator pins (XIN, XOUT).

The oscillation signal is supplied to the clock generator, reference frequency divider, and other sub-systems to generate the various CPU timing signals, reference frequency, and other signals. The power supply for the crystal oscillator circuit is the voltage ($V_{XT} = 1.4 V$ typ.) supplied by the built-in constant voltage circuit. This stabilizes the crystal oscillation and reduces the current consumption.



Note 14: Use a crystal oscillator with a low CI value and with good startup characteristics.

System Reset

The system is reset when a low level is applied to the $\overline{\text{RESET}}$ pin, or when the voltage supplied to the V_{DD} pin goes from 0 V to 1.8 V or more (a power on reset). Following a system reset, the program starts from address 0 after a standby period of 100 ms.

As the power on reset function is typically used, fix the $\overline{\text{RESET}}$ pin to the high level.

- Note 15: During a system reset and during the standby period following the reset, the LCD common and segment outputs are fixed at the low level.
- Note 16: After a system reset, the internal ports shown in the following table are fixed at the specified levels. The states of the other ports after a reset are undefined. Therefore, initialize the ports in the program when necessary.

Ports Set to "0"	Ports Set to "1"
MANUAL bit (ϕL17)	REFERENCE PORT (\u03c6L15)
IO, POL, UNLOCK bit (¢L18)	MUTE bit (øL18)
DO1 CONTROL PORT (<i>\phi</i> L19)	IF/IN bit (≬L16)
BUZR ON bit (ϕL1E)	DISP OFF bit (
TEST PORT (φL1A, φL1D)	
CKSTP MODE bit (
AD CONTROL PORT (6L20, 6L21)	
TIMER PORT (\00e9K1A)	
KEY RETURN SELECT bit (¢L2FF)	
IO-1~IO-3 IO CONTROL PORT (\phiL25~\phiL27)	

Fixed Internal Ports

Backup Modes

To enter the three backup modes, execute the CKSTP or WAIT instruction.


1. Clock Stop Mode

Clock stop mode halts the system and maintains the internal state of the system immediately prior to halting. During a halt, the system is maintained with low current consumption (10 μA or below, at V_{DD} = 3.0 V). In clock stop mode, the crystal oscillator halts and the output ports and LCD display output pins are all automatically set to the low level or the off state. The supply voltage can be reduced to 1.0 V.

When the CKSTP instruction is executed, execution halts at the address of the CKSTP instruction. Therefore, execution starts again from the next instruction when clock stop mode is released (after a standby period of around 100 ms).

(1) Setting clock stop mode

Clock stop mode can be set to one of two modes. The CKSTP bit determines which of the two modes is set. Use the OUT2 instruction with the operand $[C_N = 7H]$ to access this bit.



1) MODE-0

In mode 0, executing the CKSTP instruction when the $\overline{\text{HOLD}}$ pin is low enters clock stop mode. Executing the CKSTP instruction when the $\overline{\text{HOLD}}$ pin is high is equivalent to executing a NOOP instruction.

2) MODE-1

In mode 1, executing the CKSTP instruction enters clock stop mode regardless of the level of the $\rm \overline{HOLD}\,$ pin.

Note 17: The PLL turns off during execution of the CKSTP instruction.

(2) Releasing clock stop mode

1) MODE-0


In mode 0, clock stop mode is released when the $\overline{\text{HOLD}}$ pin goes to high, or by a change in the input state of any I/O port 1 pin (P1-0~P1-3) set as an input port.

2) MODE-1

In mode 1, clock stop mode is released by a change in the input state of the $\overline{\text{HOLD}}$ pin or in the input state of any I/O port 1 pin (P1-0~P1-3) set as an input port.


(3) Clock stop mode timing

1) MODE-0




(executing the CKSTP instruction while the $~\overline{\rm HOLD}~$ pin input is low sets the device to clock stop mode.)


2) MODE-1



(executing the CKSTP instruction always sets the device to clock stop mode.)

(4) Circuit example (MODE-0)





Example of Backup Circuit Using Battery

Example of Backup Circuit Using Capacitor

2. Wait Mode

Wait mode halts the system and maintains, with reduced current consumption, the internal state of the system immediately prior to halting. Two wait modes are available: "soft wait" and "hard wait". When the WAIT instruction is executed, execution halts at the address of the WAIT instruction. Therefore, when wait mode is released, execution starts again from the next instruction without delaying for the standby time.

(1) Soft wait mode

Executing the WAIT instruction with the operand [P = 0H] stops only the CPU inside the device. In this mode, the crystal oscillator, display circuit, and other circuitry continue to operate normally. Using soft wait mode in the program for clock functions reduces the current consumed during clock operation.

Note 18: The current consumption depends on the program.

(2) Hard wait mode

Executing the WAIT instruction with the operand [P = 1H] stops all operation other than the crystal oscillator. This reduces current consumption still further than soft wait mode. In this state, the CPU and display circuits are halted, and the LCD display output pins are all automatically fixed at the low level. (15 μ A typ. at V_{DD} = 3 V)

(3) Setting wait mode

Executing the WAIT instruction always sets wait mode.

Note 19: In hard wait mode, the PLL turns off, while in soft wait mode, the PLL does not turn off. Accordingly, before setting a soft wait, turn the PLL off by software.

(4) Wait mode release conditions

Wait mode is released by the following conditions.

- 1) At a change in the input state of the HOLD pin
- 2) When a high level is input to a key input pin (K0~K3)

(Note 20: depends on the key input mode)

- 3) When the 2 Hz timer flip-flop is set to "1". (in soft wait mode only)
- 4) At a change in the input state of an I/O-1 port (P1-0~P1-3) set as an input port

3. HOLD Input Port



The \overline{HOLD} pin can be used as an input port. Executing the IN1 instruction with the operand [C_N = BH] reads the data input from this bit to data memory.

When setting clock stop mode, always access this port prior to executing the CKSTP instruction.

Note that if the CKSTP instruction is executed without first accessing this port, the device may not enter clock stop mode.


Programmable Counter

The programmable counter block consists of a 2-modulus prescaler, 4 bit and 13 bit programmable counters, and the ports used to control the block.


The programmable counters can be turned on and off by the contents of the reference ports.

1. Programmable Counter Control Ports

These ports control the divisor, division method, and the IF correction (IF offset) for the FM band.



Programmable Counter Data



Access the division method and the IF offset using the OUT1 instruction with the operand [$C_N = 0H$]. Access the divisor settings using the OUT1 instruction with the operands [$C_N = 1H\sim 5H$]. Set the divisor by writing to bits P0~P16. When the programmable counter data (P16) is set, all the data from P0 to P16 are updated. Therefore, always access P16 to set the data, even when changing only a portion of the data. And the reference frequency is set at the same time.

2. Setting Division Method

The HF and FM bits select the pulse swallow or direct division method.

As the following table shows, there are four methods. Select the appropriate method in accordance with the frequency band used.

Mode	HF	FM	Division Method	Example of Reception Band	Operating Frequency Range	Input Pin	Divisior (Note 20)
LF	0	0	Direct division method	MW/LW	0.5~12 MHz	AMIN	n
HF	1	0	(1/15 or 1/16)	SW	1.0~45 MHz	AWIN	
FM	0	1	Pulse swallow method	FM	40~130 MHz		
VHF	1	1	$1/2 \times (1/15 \text{ or } 1/16)$ Pulse swallow method	VHF	50~230 MHz	FM _{IN}	2n

Note 21: n indicates the programmed divisor.

3. IF Correction Function for FM Band

When the pulse swallow method is selected, the $\Delta IF \pm 1$ ports allow the actual divisor to be varied by ± 1 without changing the programmed divisor. This can be used for IF offset in FM.

When the direct division method is selected, the IF offset function does not operate.

$\Delta IF + 1$	$\Delta IF - 1$	Divisor (at FM _H)	Divisor (at FM _L , HF)
0	0	2∙n	n
0	1	2 · (n − 1)	n – 1
1	0	2·(n + 1)	n + 1
1	1	Prohibited	Prohibited

4. Setting Divisor

Set the divisor of the programmable counter as a binary value in bits P0~P16.

• Pulse swallow method (17 bits)



• Direct division method (13 bits)


м	SB	-	-	_	-				_			_	_	LSB
	P16	P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	
	2 ¹² 2 ⁰ 2 ⁰ don't care													
			Divisor s	setting ra	ange (dir	ect divis	ion metr	(od) n =	10H~1FF	·FH (16~	8191)			don't care

Note 22: In case of direct dividing mode, $P\phi \sim P3$ ($\phi L11$) data be comes unrelated and P4 port becomes LSB. Note 23: In VHF mode, the divisor is double the programmed divisor.

5. Programmable Counter Circuit Structure


• Pulse swallow method circuit structure

The programmable counter circuit is made up of a 1/15 or 1/16 2-modulus prescaler, a 4 bit swallow counter, and a 13 bit binary programmable counter. In FM_H mode, a 1/2 divider is inserted before the prescaler.



• Direct division method circuit structure

This circuit bypasses the prescaler and uses the 13 bit programmable counter.



Note 24: The FM_{IN} and AM_{IN} pins incorporate amps. Connecting a capacitor permits low-amplitude operation. The input pins not selected by the division method are pulled down. In PLL off mode (set by the reference port), the inputs are also pulled down.

Reference Frequency Divider


The reference frequency divider divides the frequency of the external 75 kHz crystal oscillator to generate seven PLL reference frequency signals: 1 kHz, 3 kHz, 3.125 kHz, 5 kHz, 6.25 kHz, 12.5 kHz, and 25 kHz. The frequency signal is selected by the reference port data.

The selected signal is supplied as the reference frequency for the phase comparator, which is described next. The PLL is turned on or off by the reference port setting.

1. Reference Port

The reference port is an internal port used to select the reference frequency signal (from the seven frequencies). Use the OUT1 instruction with the operand $[C_N=5H]$ ($\phi L15$) to access this port. When the contents of the reference port are all "1", the programmable counter, IF counter, and reference counter are halted, and the PLL is turned off.

When the reference port are set, the frequency division data of the programmable counter are updated. Therefore, in case of setting reference port, it is neccesary to set the frequency division data of the programmable counter.



R2	R1	R0	\vee	REFERENCE FREQUENCY
0	0	0	0	1kHz
0	0	1	1	3kHz
0	1	0	2	3.125kHz
0	1	1	3	5kHz
1	0	0	4	6.25kHz
1	0	1	5	12.5kHz
1	1	0	6	25kHz
1	1	1	7	PLL OFF MODE

Phase Comparator, Clock Detection Port


The phase comparator compares the reference frequency signal supplied by the reference frequency divider with the divided signal output by the programmable counter, and outputs the phase difference. The output of the phase comparator is used to control the VCO via the low pass filter so as to eliminate the frequency and phase difference between the two signals.

Data are output from the phase comparator to the tristate buffered DO1 and DO2 pins in parallel. This enables the optimal filter constants to be designed for both FM and AM bands.

Also, the DO1 pin can be set for general-purpose output by the DO1 control port. The DO1 pin can also be set to high impedance. By using the DO1 and DO2 pins, PLL loop characteristics, such as the lockup time, can be improved.

The lock detection port can be used to detect the PLL lock state.

1. DO2 Control Port, Unlock Detection Port



The OTC, OT, and Hz control bits of the DO1 control port set the DO1 output pin as a general-purpose output port, and control whether DO1 goes to high impedance instead of outputting the phase difference. Set these bits to the required values by program.


When the phase is approximately 180°, the unlock flip-flop bit detects the phase difference between the divided output of the programmable counter and the reference frequency. If the phase difference does not match, that is, if the PLL is unlocked, the unlock flip-flop is set. Also, setting the unlock reset bit to "1" resets the unlock flip-flop.

To detect the phase difference during the reference voltage period, reset the unlock flip-flop, then access the unlock flip-flop after waiting for a time longer than the reference frequency period. An enable bit is supplied for this purpose. After confirming that the unlock enable bit is set to "1", access the unlock flip-flop.

Setting the unlock reset bit to "1" resets the unlock enable bit.


Use the OUT1 and IN1 instructions with the operand $\left[\mathrm{C}_{N}=7\text{ or }9\mathrm{H}\right]$ to control these ports, and to load data.

Note 26: When the PLL is off, the DO output is set to high impedance. However, when DO1 is set as an output port (OT output), the data are output from the port without change.




2. Phase Comparator, Unlock Port Timing

3. Phase Comparator, Unlock Port Circuit Structure




When Setting Different Filter Constants for Each Band

LPF



LPF




Note 27: The filter circuit shown in the above figure is an example for reference, and the actual circuit should be investigated and designed conforming to the system band construction and the required characteristics.

IF Counter

This is a 20 bit general-purpose intermediate frequency (IF) counter used for such purposes as counting the FM or AM intermediate frequency during auto-tuning or detecting the auto-stop signal.

The IF counter block consists of a 20 bit binary counter and a control port.


1. IF Counter Control Port, Data Port




 \int 1 : Starts counter (Setting the timer/counter resets the counter)

<u>TOSHIBA</u>

TC9318AFAG/AFBG





(1) IF counter auto mode (frequency measuring)

To use IF counter auto mode, use the IF/\overline{IN} switching bit to set the IF pin to IF input. Set the gate time based on the IF input frequency band. Set the MANUAL bit to "0" and the STA/STP bit to "1" to start the IF counter.

As a result, the clock for the 20 bit binary counter is input from the IF pin for the specified gate time. The IF counter counts the number of input pulses. To determine when the IF counter has finished counting, check the BUSY bit. When the count equals or exceeds 2^{20} input pulses, the OVER bit is set to "1".


To measure the frequency input to the IF input pin, load the F0~F19 IF data when the BUSY and OVER bits are both "0".

(2) IF counter manual mode (frequency measuring)

Use manual mode to measure the frequency using the IF frequency by controlling the gate time using an internal time base (eg, 10 Hz).


Perform the same IF counter input settings as for auto mode, and set the G0 and G1 bits to other than "1". Set the MANUAL bit to "1" and the STA/STP bit to "1" to start the count. Setting the STA/STP bit to "0" terminates the count and loads the data in binary format.

2. IF Counter Circuit Structure



The IF counter block consists of an input amp, a gate timer control circuit, and a 20 bit binary counter. When the PLL is turned off, the IF counter is off. However, the block can still operate when set as a timer/counter.

Note 29: The IF_{IN1} pins incorporate amps. Connecting the pins via a capacitor permits low-amplitude operation.



Frequency Measuring Auto Mode

<u>TOSHIBA</u>

LCD Driver

The LCD driver has a 1/3 duty and 1/2 bias drive (frame frequency is 83 Hz).


The common outputs are at three voltages: V_{LCD} , $V_{LCD}/2V_{EE}$, and GND. The segment outputs are at two voltages: V_{LCD} and GND.

The combination of three common outputs and 23 segment outputs enables the LCD driver to drive a maximum of 69 segments.

LCD driver segment output pins S16~S23 are also used for the key return timing signals for loading key matrix data.

The LCD driver incorporates a constant voltage circuit ($V_{EE} = 1.5$ V) and voltage double boosting circuit ($V_{LCD} = 3.0$ V) for the display. This maintains an even LCD contrast regardless of fluctuations in the supply voltage.

1. LCD Driver Port



*: Don't care

Note 30: The segment data control whether or not the segments corresponding to the common and segment outputs are lit.

Note 31: The DISP OFF bit is set to "1" at a system reset and at release of clock stop mode.

The LCD driver control ports consist of a segment data selection port and segment data ports. Use the OUT2 instruction with the operand $[C_N = DH \sim FH]$ to access these ports.

Set the LCD driver segment data using the segment data ports (ϕ L2E, ϕ L2F). Set the segment data port to "0" to turn the LCD display off and set "1" to turn the LCD display on. When FH is specified for the segment data select port, the DISP OFF and KEY RETURN SELECT bits are selected as segment-2 data (ϕ L2FF). The DISP OFF bit can turn the whole LCD display off without setting segment data.


Setting this bit to "1" outputs the de-selected waveform from the common outputs and turns off the entire LCD display. The segment contents are preserved. Setting the DISP OFF bit back to "0" displays the previous LCD screen.

Segment data can be rewritten during DISP OFF. After a reset, and after CKSTP execution, the DISP OFF bit is set to "1".

The KEY RETURN SELECT bit allows an external power supply to be used. This is useful for changing the LCD drive voltage.


The data are set according to the segment data select port (ϕ L2D). Segment output pins S16~S23 are also used for the key return timing signals for loading key matrix data. At the timing for loading the key matrix data, the segment output is set to the GND level.

2. LCD Driver Circuit Structure




3. LCD Driver Timing Chart

The following chart shows the timing for the COM1~COM3 output waveforms and the eight types of segment output waveform.



4. Example of Timing Chart for LCD Driver Output Data and Loading Key Data

The following chart shows the output waveform timing and key return data loading timing when the common and segment outputs are allocated as shown.




The voltages output in the LCD driver waveform are VLCD, GND, and an intermediate voltage halfway between the two. Pins S16~S23 output the key return signals at the timing for switching between these levels. During key return data loading, the segment outputs are at the VLCD level for 80 μ s.

Note 32: At CKSTP instruction execution or at a system reset, the common and segment pins go to the low level.


Key Input, Key Scan Timing


The following are the two basic methods of loading key data. Select the appropriate method for the system.

1. Key Control Port, Key Scan Data




In case of setting data "1" to the key Return Select bit, the segment output is the output timing as shown below.





In case of setting "0" to the bit, The key Return signal don't outputted.




The key Return Select bit is the bit of setting the loading key method.

The data is loading by the digit timing of the key Return Signals from the key scan digit Port.

The key data by key scan is input to the key scan input data port. By accessing this port, the key data is loading to the data memory.

2. Key Scan Circuit Structure




The key input block of the key scan circuit consist of key input circuit, latch circuit for loading key data. The key return timing output block consist of LCD segment driver, decoder and counter block.

TOSHIBA

3. Key Matrix Structure

The key matrix can have one of the following two structures.

(1) Key data loading by software



When loading key data by software, use a key matrix with the above structure. For this method, set to high the key timing output port data (ϕ L28, ϕ L29) for the key line to be loaded. Then to determine which keys are pressed, load the key input port (ϕ K26) data to memory. At this timing, set the other key timing output ports to low. If the corresponding key is pressed, the key input port data are "1"; if not pressed, "0". This structure allows up to 24 (4 × (6)) keys to be used. The key data can be loaded at high speed. Also, as the structure has a high resistance in the N channel FETs of pins T0~T5, there is no need to use a diode to prevent reverse current flow caused by, for example, multiple keys being pressed.

When loading key data by software, set to "0" to the key return select bit.


Note 33: In case of structuring a diode jumper, the key input voltage is input/ow voltage of VF (≃ 0.6 V) voltage of diode. It's necessary the diode for diode jumper malfunction prevention to structure of double push of a key.

The diode is unnecessary when there is no diode jumper necessity. Therefore, key input thre-shold level is set up low.

In the mode structure, when executing a wait instruction (in WAIT mode), applying a high level to a key input pin releases WAIT mode and restarts the CPU.


TOSHIBA

(2) Key data loading by LCD segment output (hardware scan)



Note 34: A key matrix to $4 \times 8 = 32$ can be created.

Note 35: The same key line cannot contain both push keys and diode jumpers or alternate switches. Place diode jumpers or alternate switches on the key return signal output side.



When loading key data by LCD segment output, use a key matrix with the above structure. In this structure, it's necessary for a diode to prevent reverse current flow and be careful the direction of diode and diode jumper.

The $V_{\rm LCD}$ and GND potential are outputted from a segment pin at the timing of changing LCD output.

When loading key data, loading of segment signal becomes to the GND potential and key input pin is pulled up to the VDD potential at changing LCD output.

At this timing, if key is not pressed (or without diode jumper), key input pin is inputted VDD potential; if key is pressed (or with diode jumper), key input pin is inputted one diode potential ($\simeq 0.6$ V) from GND potential.

Therefore, key input threshold level is set up high.

Inputted key data is load key scan data port corresponding to segment output line of loading the key. If a key is pressed, the key data is "1"; if not pressed, "0".

The key data loading time for each one line is 2 ms. Referring the key scan action monitor, key scan data (ϕ K26) is loaded to the data memory.

Key Return Timing Output Port (T0~T5)

T0~T5 are exclusive output port of 6 bits with N-channel load resostors. Normally, T0~T5 is used as output of key return timing Signal for Key matrix.

This output port is made access by OUT2 instruction designated the operand part [$C_N = 8 \text{ or } 9$] (ϕ L28 or ϕ L29).


Note 36: During the clock stop mode (excusing CKSTP instruction), T0~T3 and OT0, OT1 output is fixed at "L" level automatically, but the content of port is held on the previous data.



Buzzer Output (BUZR)

The buzzer output is used for such purposes as audible alarms or to issue confirmation beeps for key-presses or tuning scan mode. The buzzer frequency can be set as desired. 50% duty waveform is output.

1. BUZR Data Port



The BUZR output can also be used as the P3-1 I/O port. To switch the P3-1 output to BUZR output, set "1" to BUZR ON bit.

It is necessary to set of the BUZR data before setting the BUZRON bit to "1".

Setting the data to BUZR data port ($\phi L1C$), the BUZR data is transferred to the BUZR data Latch, and then changed BUZR frequency.

The BUZR output has a frequency of 75 kHz divided by $2 \times n$ (n = B0~B7). The B0~B7 setting range and frequency range is $2 \le n \le 255$. This can be expressed as a formula as follows.

$$\frac{75 \text{ kHz}}{2 \times 2} = 18.75 \text{ kHz} \leq f_{\text{BUZR}} \leq \frac{75 \text{ kHz}}{2 \times 255} = 147 \text{ Hz}$$


Set B0~B7 to 1 or 0 to use the pin for OT1 output. The output states are as follows.

B7	B6	B5	B4	B3	B2	B1	В0	OT1 Output
0	0	0	0	0	0	0	0	Low level output
0	0	0	0	0	0	0	1	High level output

To set the above data, use the OUT1 instruction with the operand $[C_N = BH \sim EH]$.


Note 37: After a system reset, the BUZR data port is reset to "0".

2. BUZR Circuit Structure



The buzzer circuit consists of an 8 bit programmable counter, a 1/2 counter, a buzzer latch, and a buzzer data port.

3. BUZR Output Timing (BUZR ON bit is "1")






A/D Converter

The 2 channel/6 bit resolution A/D converter is used for such purposes as measuring field intensity and battery voltage.

1. A/D Converter Control Port, Dare Port



The A/D converter is a 6 bit resolution. The reference voltage of A/D conversion can select the external voltage (DC-REF terminal), supply voltage and 1.5 V constant voltage (VEE). The A/D conversion input is a multiplex method of 2-channel external input terminal (AD_{IN1}, AD_{IN2} terminal) and also switchable to 1.5 V constant voltage (VEE) as well.

Normally field strength and volume level are measured by selecting external voltage or supply voltage as reference voltage and A/D converting the external input level.

The A/D converter can also measure battery and supply voltages. It outputs a battery singal or performes control for backup mode when battery voltage or supply voltage drop.

The A/D converter does A/D conversion whenever setting "1" to STA bit and the conversion will complete after 7 machine cycles (280 μ s). Whether A/D conversion is completed can be judged by referring to BUSY bit. After A/D conversion is completed, the data will be loaded into data memory.

These controls are accessed when OUT2/IN2 instruction designated $[\mathrm{C}_{N}$ = 0H, 1H] in the operand is executed.

AD SELO AD ADIN1 Comparato SEL1 Sample hold /DD ADIN2 43 Amplifier REF **SELO** DC-REF 44) A/D AD0 A/D data port / 26 conversion data latch REF SEL1 Control 1.5V Circuit 64 VEE constant Decoder voltage circuit STA BUSY 1/2R 6bit D/A converter

2. A/D Converter Circuit Configuration

The A/D converter consists of: 6 bit D/A converter, comparator, A/D conversion latch, control circuit, A/D data port and 1.5 V constant voltage circuit (supply for LCD driver).

The A/D converter will latch the data to A/D conversion data latch sequentially by means of the 6 bit sequential comparison method.

Note 38: The DC-REF terminal is built-in an amplifier and is high impedance input.

Note 39: During A/D conversion, a proper data is not obtainable even if referring to the A/D conversion data. Therefore, make sure to confirm that the conversion has finished by referring to the A/D operation monitor.

Input and Output Port

1. I/O Port P1-0~P1-3 (\phiKL22), P2-0~P2-3 (\phiKL23), P3-0~P3-1 (\phiKL24)

I/O port (P1-0~P1-3, P2-0~P2-3) are 4 bits and (P3-0~P3-1) are 2 bits CMOS type, and is capable of making input and output setting with each bit.

Input and output setting of I/O port is made by the content of I/O control internal port.


Setting to input port can be made by setting "0" to the bit of I/O control port corresponding to I/O port, while setting to output port can be made by setting "1" in the same.

In case of input port setting, the present data input I/O port is read into the data memory by the execution of IN2 instruction designated the operand part $[C_N = 2\sim 4]$ (ϕ K22, ϕ K23, ϕ K24).

In case of output port setting, output condition of I/O port is controlled execution of OUT2 instruction designated the operand part [C_N = $2 \sim 4$] (ϕ L22, ϕ L23, ϕ L24).

I/O port $2\sim3$ are also used for A/D converter and BUZR output. After system reset, these ports are set to I/O port.

- Note 40: I/O control port is made access by OUT2 instruction designated the operand part [$C_N = 5 \sim 7$].
- Note 41: During the clock stop mode (executing CKSTP instruction), output condition of I/O port set at output mode is all fixed at "L" level automatically, but each output latch holds on the data just before the clock stop mode.
- Note 42: At the time of changing input condition of P1-0~P1-3 port set at input mode, it cancels the execution of WAIT and CKSTP instructions and makes the operation restart. In case of setting "1" to I/O bit of MUTE control port, MUTE port is made to set to "1" compulsorily by the same condition.



Register Port


The G-register (mentioned in the CPU description) and the data register are treated as internal ports.

1. G-Register (\u00f6L1F)

This register sets the row address ($D_R = 4H \sim FH$) in data memory for the MVGD and MVGS instructions. To access this register, execute the OUT1 instruction with the operand [$C_N = FH$].

Note 43: The register value is only used when the MVGD or MVGS instructions are executed.

The register is ignored for other instructions.




Note 44: Setting data 0H~FH in the G register allows all the data memory row addresses to be specified indirectly. ($D_R = 0H$ ~FH)

2. Data Register (ϕ K1C~ ϕ K1F)

This is a 16 bit register to load the program memory data when the DAL instruction is executed. The contents of the register are read to data memory in units of 4 bits by the IN1 instruction with the operands $[C_N = CH \sim FH]$.

This register can be used for such purposes as LCD segment decoding, radio band edge data, or for coefficient data for binary-to-BCD conversion.




Timer and CPU Stop Function

The timer has 100 Hz, 10 Hz, and 2 Hz flip-flop bits. These are used for counting operations, such as for a clock or tuning scan mode.

The CPU stop function uses a voltage detector circuit to shut down the CPU when the V_{DD} voltage applied to the CPU falls below 1.5 V. This prevents CPU malfunction.

1. Timer Port, STOP Flip-Flop Bit




Setting "1" resets the 2Hz F/F, the STOP F/F, and the 10Hz and 100Hz bits.

To access the timer port and the STOP flip-flop bit, execute the OUT1/IN1 instruction with the operand $[\mathrm{C}_N=\mathrm{AH}].$

2. Timer Port Timing


The 2 Hz timer flip-flop is set by the 2 Hz (500 ms) signal, and reset by setting the RESET port 2 Hz flip-flop to "1". This bit can normally be used for the clock count.

The 2 Hz timer flip-flop is only reset by the 2 Hz flip-flop in the RESET port. Therefore, if the flip-flop is not reset within 500 ms, the next count is missed and the correct time is not obtained.



$t < 500 \mbox{ ms}$

The 10 Hz and 100 Hz timers are output to the 10 Hz and 100 Hz bits with a cycle of 100 ms and 10 ms, respectively, and a pulse duty of 50%. Whenever the RESET port timer bit is set to "1", counters below 1 kHz are reset.




3. CPU Stop Function, STOP Flip-Flop Bit

The STOP flip-flop bit is set to "1" when the VDD voltage applied to the CPU falls below 1.5 V.

This prevents CPU malfunction by shutting down the CPU. When a voltage of 1.5 V or less is applied to the VDD pin, the program counter stops and instruction execution ceases in the CPU.

When a voltage higher than 1.5 V is again applied to the V_{DD} pin, the CPU starts up again. As the CPU was shut down, the clock and other timings are no longer valid. Use the STOP flip-flop to test whether the CPU stop function operated. Perform initialization or clock correction if required.

The STOP flip-flop bit is reset to "0" whenever the RESET port 2 Hz flip-flop is set to "1".




- Note 45: After a system reset or execution of the CKSTP instruction, the timer port and the STOP flip-flop are reset to "0".
- Note 46: If the V_{DD} voltage falls below 1.5 V when clock-stop mode is set, the CKSTP instruction cannot be executed. Be careful with the supply voltage timing, for example, when the radio is off.
- Note 47: The key scan input data immediately after restarting the CPU are undefined.

Note 48: If the interal Test port from #0 to #3 bit (ϕ L1D) is set to "1", the CPU stop function is inhibited.

MUTE Output

This is a 1 bit CMOS-format output-only port for muting control.

1. MUTE Port




Access the MUTE port by executing the OUT1 instruction with the operand $[C_N = 8H]$. The MUTE output is used for muting control. At such times as switching bands using the I/O port 1 input, the MUTE bit can be set to "1".

When using the I/O port 1 input to switch bands (using a slide switch, for example), this function prevents linear circuit switching noise. This control is based on I/O bit values.

The POL bit sets the MUTE output logic.

The mute output can also control muting using the phase difference output. A pulse is output to indicate when the PLL is not locked. By connecting an external low-pass filter to the MUTE output, the output can be used as a MUTE signal. Use the UNLOCK bit to perform selection.

2. MUTE Output Structure and Timing



Note 50: When POL bit = 0


Note 51: When using the phase difference output by the phase comparator, externally connect a low-pass filter to the MUTE output.

Test Ports

These are internal ports for testing the device's functions. Access the ports by executing the OUT1 instruction with the operand $[C_N = AH]$ or $[C_N = DH]$, or the OUT2 instruction with the operands $[C_N = FFH]$. The ports are normally set to "0" by software.

If the data "1" is set to Test port bit from #0 to #3, the CPU stop function is inhibited and the data "0" is set, the CPU function is operating.

In case of using supply voltage detection externally, set CPU stop function as inhibition.



Note 52: The ports are reset to "0" after a system reset.

Absolute Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Supply voltage	V _{DD}	-0.3~4.0	V
Input voltage	V _{IN}	$-0.3 V_{DD} + 0.3$	V
Power dissipation	PD	100	mW
Operating temperature	T _{opr}	-10~60	°C
Storage temperature	T _{stg}	-55~125	°C

Electrical Characteristics (unless otherwise noted, Ta = 25°C, $V_{DD} = 3.0$ V)

Characteristics	Symbol	Test Circuit	Test Con	dition	Min	Тур.	Max	Unit
Range of operating supply voltage	V _{DD}	_		*	1.8	3.0	3.6	V
Range of memory retention voltage	V _{HD}	_	Crystal ocillation s (CKSTP instruction		1.0	~	3.6	V
			Under ordinary operation and PLL on operation, no output load FM _{IN} = 230 MHz input	V _{DD} = 3.0 V		7.0	12	
	I _{DD1}		Under ordinary operation and PLL on operation, no output load FM _{IN} = 130 MHz	V _{DD} = 3.0 V		6.0	10	mA
Operating current	I _{DD2}	_	input Under CPU operation only (PLL off, display turned on)	V _{DD} = 3.0 V		40	80	
	I _{DD3}	_	Soft Wait mode (crystal oscllator, operating, CPU st off)		_	25	50	μΑ
	I _{DD4}	_	Hard Wait mode (crystal oscillator only)	operating	_	15	30	
Memory retention current	I _{HD}	_	Crystal oscillation (CKSTP instructio		_	0.1	10	μΑ
Crystal oscillation frequency	f _{XT}	—		*	_	75	_	kHz
Crystal oscillation startup time	t _{ST}	—	Crystal oscillation	f _{XT} = 75 kHz		—	1.0	S

Note 53: For conditions marked by an asterisk (*), guaranteed when $V_{DD} = 1.8 \sim 3.6 \text{ V}$, Ta = $-10 \sim 60^{\circ} \text{C}$.

Voltage Doubler Circuit

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Voltage doubler reference voltage	V _{EE}		GND reference (V _{EE})	1.3	1.5	1.7	V
Constant voltage temperature characteristics	D_V	_	GND reference (V _{EE})		-5	_	mV/°C
Voltage doubler boosting voltage	V _{LCD}		GND reference (V _{LCD})	2.6	3.0	3.4	V

Operating Frequency Ranges for Programmable Counter and IF Counter

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
FM _{IN} (VHF mode)	f _{VHF}	_	Sine wave input when $V_{IN}=0.2~V_{p\text{-}p}~~\ast$	50	~	230	MHz
FM _{IN} (FM mode)	f _{FM}	_	Sine wave input when $V_{IN} = 0.2 V_{p-p}$ *	40	~	130	MHz
AM _{IN} (HF mode)	fHL	_	Sine wave input when $V_{IN} = 0.2 V_{p-p}$ *	1	~	45	MHz
AM _{IN} (LF mode)	f _{LF}	_	Sine wave input when $V_{IN} = 0.2 V_{p-p}$ *	0.5	~	12	MHz
IF _{IN}	fıF	_	Sine wave input when $V_{IN} = 0.2 V_{p-p}$ *	0.35	~	12	MHz
Input amplitude	V _{IN}	_	FM _{IN} , AM _{IN} , IF _{IN} input *	0.2	~	V _{DD} - 0.8	V _{p-p}

Note 53: For conditions marked by an asterisk (*), guaranteed when $V_{DD} = 1.8 \sim 3.6 \text{ V}$, Ta = $-10 \sim 60^{\circ} \text{C}$.

LCD Common Output/Segment Output (COM1~COM3, S1~S23)

Charao	cteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	"H" level	I _{OH1}	_	$V_{LCD}=3~V,~V_{OH}=2.7~V$	-0.5	-1.0	_	mA
Output current	"L" level	I _{OL1}	_	$V_{LCD}=3~V,~V_{OL}=0.3~V$	0.5	1.0	_	1114
Output voltage 1/2 level		V _{BS}		No load	1.3	1.5	1.7	V

HOLD Input Port

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input leak current		ILI	_	$V_{IH} = 3.0 \ V, \ V_{IL} = 0 \ V$	_	_	±1.0	μA
Input voltage	"H" level	V _{IH1}	_	_	2.4	~	3.0	V
Input voltage	"L" level	V _{IL1}	_	_	0	~	1.2	v

A/D Converter (A/D_{IN1}, A/D_{IN2}, DC-REF)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Analog input voltage range	V _{AD}	_	AD _{IN1} , AD _{IN2}	0	~	V _{DD}	V
Analog reference voltage range	V _{REF}	_	DC-REF, V _{DD} = 2.0~3.6 V	1.0	~	V _{DD} × 0.9	V
Resolution	V _{RES}	_	—	_	6.0	—	bit
Conversion total error	_	—	V _{DD} = 2.0~3.6 V	_	±1.0	±4.0	LSB
Analog input leak	ILI	_	V _{IH} = 3.0 V, V _{IL} = 0 V (AD _{IN1} , AD _{IN2} , DC-REF)	_	_	±1.0	μΑ

Key Input Port (K₀~K₃)

Chara	acteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
N-ch/P-ch input resistance		R _{IN1}	—	_	75	150	300	kΩ
Input voltage	"H" level	V _{IH2}	_	When input with pull-down resistance	1.8	~	3.0	V
input voltage	"L" level	V _{IL2}	_	When input with pull-down resistance	0	~	0.3	v
Input voltage	"H" level	V _{IH3}	_	When input with pull-up resistance	2.7	~	3.0	V
input voltage	"L" level	V _{IL3}	_	When input with pull-up resistance	0	~	1.2	v
Input leak current		ILI		When input resistance off, $V_{IH} = 3.0 \text{ V}, V_{IL} = 0 \text{ V}$		_	±1.0	μA

Timing Output Port (T0~T5)

Charac	teristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
	"H" level	I _{OH1}		V _{OH} = 2.7 V	-0.5	-1.0	_	
Output current	"L" level	I _{OL1}	_	V _{OL} = 0.3 V, Use LCD key-return mode	0.5	1.0	_	mA
N-ch load resistance		R _{ON}		No used LCD key-return mode	75	150	300	kΩ

DO1/OT, DO2 Output; MUTE Output

Characteristics "H" level		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	"H" level	I _{OH1}	_	V _{OH} = 2.7 V	-0.5	-1.0	_	mA
Output current	"L" level	I _{OL1}	_	$V_{OL} = 0.3 V$	0.5	1.0	_	ша
Output off leak cur	rent	ITL	_	$V_{TLH} = 3.0 \text{ V}, V_{TLL} = 0 \text{ V}$ (DO1, DO2)			±100	nA

General-Purpose I/O Ports (P1-0~P3-1)

Charac	teristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	"H" level	I _{OH1}	_	V _{OH} = 2.7 V	-0.5	-1.0	_	mA
Output current	"L" level	I _{OL1}		$V_{OL} = 0.3 V$	0.5	1.0	_	ША
Input leak current		ILI		$V_{IH}=3.0~V,~V_{IL}=0~V$	_	_	±1.0	μΑ
Input voltage	"H" level	V _{IH4}		_	2.4	~	3.0	V
Input voltage	"L" level	V _{IL4}		—	0	~	0.6	v

IN, RESET Input Port

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input leak current		ILI	_	$V_{IH}=3.0~V,~V_{IL}=0~V$	_	_	±1.0	μA
Input voltage	"H" level	V _{IH4}	_	_	2.4	~	3.0	V
	"L" level	V _{IL4}		—	0	1	0.6	v


Others

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input pull-down resistance	R _{IN2}	—	(TEST)	25	50	100	kΩ
X _{IN} amp feedback resistance	R _{fXT}	—	(X _{IN} -X _{OUT})	_	20	_	MΩ
X _{OUT} output resistance	R _{OUT}	—	(X _{OUT})	_	3	_	kΩ
	R _{fIN1}	—	(FM _{IN} , AM _{IN})	150	300	600	kΩ
Input amp feedback resistance	R _{fIN2}	—	(IF _{IN})	500	1000	2000	
Voltage used to detect supply voltage drop	V _{STP}	_	(V _{DD})	1.35	1.55	1.75	V
Supply voltage drop detection temperature characteristics	D _S	_	(V _{DD})	_	-2	_	mV/°C

Package Dimensions

P-LQFP64-1010-0.50E

Unit: mm




Note: Pd-plated leads.


Weight: 0.32 g (typ.)


Package Dimensions

P-LQFP64-1212-0.65A

Unit : mm







Note: Pd-plated leads.

Weight: 0.45 g (typ.)

RESTRICTIONS ON PRODUCT USE

060116EBA

The information contained herein is subject to change without notice. 021023_D

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E

About solderability, following conditions were confirmed

- Solderability
 - (1) Use of Sn-37Pb solder Bath
 - solder bath temperature = 230°C
 - dipping time = 5 seconds
 - the number of times = once
 - use of R-type flux
 - (2) Use of Sn-3.0Ag-0.5Cu solder Bath
 - solder bath temperature = 245°C
 - dipping time = 5 seconds
 - · the number of times = once
 - use of R-type flux